
REJ05B0186-0202Z/Rev.2.02 August 2004 Page 2 of 11
M16C/62P, M16C/62A Group
Differences between M16C/62P and M16C/62A
Table 3.1.2 Function differences (mask ROM version and flash memory version)-2(Note1)
Note 1: About the details and the characteristics, refer to hardware manual.
Note 2: I
2
C is a trademark of Philips Semiconductors Corporation.
Note 3: IEBus is a trademark of NEC Electronics Corporation.
Item M16C/62P M16C/62A
Upper address memory
expansion mode and
microprocessor mode
P4_0 to P4_3(A16 to A19),
P3_4 to P3_7(A12 to A15)
: Switchable between address bus and I/O port
P4_0 to P4_3(A16 to A19)
: Switchable between address bus and I/O port
A12 to A15: No Switchable
Access to SFR Variable (1 to 2 waits) 1 wait fixed
Software wait to external
area
Variable (0 to 3 waits) Variable (0 to 1 wait)
Protect Can be set for PM0, PM1, PM2, CM0, CM1,
CM2, PLC0, INVC0, INVC1, PD9, S3C, S4C,
TB2SC, PCLKR, VCR2, D4INT registers
Can be set for PM0, PM1, CM0, CM1, PD9, S3C,
S4C registers
Watchdog timer
Watchdog timer interrupt or watchdog timer reset
is selected
Count source protective mode is available
Watchdog timer interrupt
No count source protective mode
Address match interrupt 4 2
Timers A, timer B
Count source
Selectable: f1, f2, f8, f32, fC32
Selectable: f1, f8, f32, fC32
Timer A two-phase pulse
signal processing
Function Z-phase (counter reset) input No function Z-phase (counter reset) input
Timer functions for
three-phase motor control
Function protect by protect register
Count source is selected f1, f2, f8, f32, fC32
Dead time timer count source is selected: f1, f1
divided by 2, f2, f2 divided by 2
Three-phase output forcible shutoff function
based on NMI input is available, output polarity
change, carrier wave phase detection
No function protected by protect register
Count source is selected :f1, f8, f32, fC32
Dead time timer count source is fixed at f1
divided by 2
Serial I/O
(UART0 to UART2)
(UART, Clock synchronous, I
2
C-bus
TM
(Note 2),
IEBus
TM
(Note 3)) x 3
(UART, Clock synchronous) x 2
(UART, Clock synchronous, I
2
C-bus
TM
(Note 2),
IEBus
TM
(Note 3)) x 1
UART0 to UART2,
SI/O3, SI/O4
Count source
Select from f1SIO, f2SIO, f8SIO, f32SIO Select from f1, f8, f32
Serial I/O
RTS timing
Assert low when receive buffer is read Assert low when reception is completed
UART0 to UART2
Overrun error occur timing
This error occurs if the serial I/O started receiving
the next data before reading the UiRB register
(i=0 to 2) and received the 7th bit of the next data
(Clock synchronous).
This error occurs if the serial I/O started receiving
the next data before reading the UiRB register
and received the bit one before the last stop bit of
the next data (UART).
This error occurs when the next data is ready
before contents of UiRB register (i=0 to 2) are
read out
Serial I/O
CTS/RTS separate function
Have None
UART2 data transmit timing After data was written, transfer starts at the 2nd
BRG overflow timing (same as UART0 and
UART1)
After data was written, transfer starts at the 1st
BRG overflow timing (Output starts one cycle of
BRG overflow earlier than UART0 and UART1)
Serial I/O
Sleep function
None Have
Serial I/O
I
2
C mode
Start condition, stop condition: Auto-generation
Start condition, stop condition:
Not auto-generation
Serial I/O
I
2
C mode
SDA delay
Only digital delay is selected as SDA delay
SDA digital delay count source: BRG
Analog or digital delay is selected as SDA delay.
SDA digital delay count source: 1/f(XIN)
SI/O3, SI/O4
Clock polarity
Selectable
Fixed
A/D converter
10 bits x 8 channels
Expandable up to 26 channels
10 bits x 8 channels
Expandable up to 10 channels
A/D converter
operation clock
Selectable: fAD, fAD divided by 2, 3, 4, 6, 12 Selectable: fAD, fAD/2, fAD/4
A/D converter input pin Select from ports P0, P2, P10 Fixed at port P10
Comentários a estes Manuais