Renesas M16C/6V Informações Técnicas descarregar pdf (Página 39)

( 37 / 48 )

7.4 Timing Requirements

Table 7.4 and Figure 7.4 show timing requirements when using the memory expansion mode and

microprocessor mode.

Table 7.4 Timing requirements (Vcc = 5 V)

Note 1. tsu(HOLD-BCLK) = 10

x3+ 20

f(BCLK)x2

Data input setup time

RDY input setup time

HOLD input setup time

Data input hold time

RDY input hold time

HOLD input hold time

HLDA output delay time

Min.

Max.

Symbol Parameter

M306V0EEFP

[ns]

tsu(DB-RD)

tsu(RDY-BCLK)

tsu(HOLD-BCLK)

th(RD-DB)

th(BCLK-RDY)

th(BCLK-HOLD)

th(BCLK-HLDA)

M306V0T-RPD-E

[ns]

Min.

(Note 1)

1 2 ... 34 35 36 37 38 39 40 41 42 43 44 ... 49 50

Sem comentários

Renesas M16C/6V Informações Técnicas Página 39