Renesas SuperH M3A-HS86 Manual do Utilizador Página 2

  • Descarregar
  • Adicionar aos meus manuais
  • Imprimir
  • Página
    / 2
  • Índice
  • MARCADORES
  • Avaliado. / 5. Com base em avaliações de clientes
Vista de página 1
Example Configuration of a Development Environment
Specification of the M3A-HS86
Internal Block Diagram of the SH7086 Chip
Specification of the M3A-HS86 Board
The M3A-HS86 board based software development may
be performed using HEW (High-performance Embedded
Workshop) which is the Renesas integrated development
environment.
The HEW offers a superior graphical user interface to
facilitate your work when developing and debugging
software in C/C++ and assembly languages with Renesas
microcomputers.
Renesas Technology Corporation
Renesas Solutions Corporation
Created in February 2007
Specification of the SH7086 Chip
CPU core SH-2
80MHz operating clock frequency
(Vcc 3.3 or 5.5V)
Built-in32-bit multiplier
64bits)
Flash memory:512KB
RAM:32KB
Internal
memory
Internal
peripheral
function
Block Diagram of the M3A-HS86 Board
Specification
Item
:It is necessary to prepare separately for software
development
DMAC:4ch + DTC
External bus interface:
SDRAM, SRAM, Flash memory
LED
CPU
Extend
Memory*1
*
1: Only applicable for 3.3V version,
*
2: Not mounted
The SH7086 has the 32-bit RISC CPU core “SH-2”
mounted. The maximum operational frequency is
80MHz, and it has been upgraded to 1.6 times for
50MHz operation of the products in the past “SH7144
series”. SH7086 contains the 512KB high-speed flash
memory, which can access by one cycle on 80 MHz
operations.
Moreover, SH7086 contains a suitable peripheral
function for the motor control such as multi function
timer pulse units 2(MTU2, MTU2S) and 10- bit A/D
converter, and it is suitable for home electric appli-
ances such as air conditioners and refrigerators and
industrial equipment such as AC servos and inverters.
Feature of the M3A-HS86 Board
z It is a simple and small sized (100 100mm) hardware configuration. .
z All of the I/O port round the SH7086 chip is connected to the extension
connector of the board, allowing for easy hardware expansion.
z The sample program convenient to advance software development for the SH7086
chip is provided.
z The board comes standard with the H-UDI connector (14-pin type/36-pin type)
to which the Renesas emulator “E10A-USB*” can be connected.
*The E10A-USB emulator is separately available from Renesas.
The M3A-HS86 is the CPU board provided for users to evaluate the
functionality and performance of the SH7086 chip. It may be used as the
development platform for various products, for trial manufacture of
microcomputer systems, or for developing and evaluating application
software.
Built in SH7086 mounting
80MHz operating flash
SH7086
USB
High-performance Embedded
Workshop (HEW)
HEW
debugger
SuperH RISC engine
C/C++ compiler package
E10A-USB
*
Extension
Connector
SH7086 CPU Board
M3A-HS86
* *
*
*
Host
Computer
H-UDI Connector(14-pin or 36-pin type)
Serial Port
Connector
5V DC
Power Supply
(1.5A min.)
Extension
Board
Can be created
according to applications
M3A-HS86 GG55/G56
SH7086 SH-2 Evaluation CPU
Board
M3A-HS86 GG50/G51
3.3V
version
5V
version
Power LED (1 pc.) User LED (7 pcs.)
Interrupt confirmation LED (1 pc.)
SH7086(SH-2 CPU core)
- Input clock:10MHz
- Bus clock: 40MHz, max.
- CPU clock: 80MHz, max.
On-chip memory
- Flash memory: 512KB
- RAM 32KB
SDRAM:16MB
Extend flash memory can be mounted.
Serial port connector (D-sub 9-pin)
H-UDI connector (36-pin/14-pin)
User I/O connector
*
2
Extension connector
*
2
DIP switch for system setting
User DIP switch
100mm 100mm
M3A-HS86G50
M3A-HS86G51
Extension connector
Serial port
connector
SH7086 CPU board
M3A-HS86
External bus clock 40MHz
 
16
16 or 32
H-UDI
H-UDI
(36-pin)
AUD
SH7086
(80MHz)
Flash memory
(Not mounted)
*2
16 or 32
16
SDRAM
16MB
*1
*1 : It is mounted for 3.3 V version only.
*2 : It can be mounted for 3.3 V version only.
H-UDI
(14-pin)
User I/O
connector
5V
version
3.3V
version
ポート
I/O port
SH-2
CPU core
80MHz
UBC
H-UDI
A/D
10bit×16ch
RAM
32KB
Flash memory
512KB
INTC
WDT
DTC
CPG
BSC
ROM, SRAM
Burst ROM,
MPX I/O.
SDRAM,
PCMCIA I/F
DMAC (4ch)
MTU2S
(16bit×3ch)
MTU2
(16bit×6ch)
CMT
(16bit× 2ch)
SCI (3ch)
SSU
SCIF (1ch)
IIC (I
2
C-bus)
Vista de página 1
1 2

Comentários a estes Manuais

Sem comentários