Renesas SuperH SH7600 Series Informações Técnicas descarregar pdf (Página 16)

5. Memory Access during User Program Execution

When a memory is accessed from the memory window, etc. during user program execution,

the user program is resumed after it has stopped in the emulator to access the memory.

Therefore, realtime emulation cannot be performed.

The stopping time of the user program is as follows:

Environment:

Host computer: 650 MHz (Pentium

III)

OS: Windows

2000

JTAG clock: 5 MHz (TCK clock)

When a one-byte memory is read from the command-line window, the stopping time will be

about 40 ms.

6. Memory Access during User Program Break

The emulator can download the program for the flash memory area (refer to section 6.22,

Download Function to the Flash Memory Area, in the Debugger Part of the SuperH

Family

E10A-USB Emulator User’s Manual). Other memory write operations are enabled for the

RAM area. Therefore, an operation such as memory write or BREAKPOINT should be set

only for the RAM area.

7. Cache Operation during User Program Break

When cache is enabled, the emulator accesses the memory by the following methods:

At memory write: Writes through the cache, then writes to the memory.

At memory read: Does not change the cache write mode that has been set.

Therefore, when memory read or write is performed during user program break, the cache state

will be changed.

8. UBC

When [User] is specified in the [UBC mode] list box in the [Configuration] dialog box, the

UBC can be used in the user program.

Do not use the UBC in the user program as it is used by the emulator when [EML] is specified

in the [UBC mode] list box of the [Configuration] dialog box.

9. Loading Sessions

Information in [JTAG clock] of the [Configuration] dialog box cannot be recovered by loading

sessions. Thus the TCK value will be 2.5 MHz.

10. [IO] Window

• Display and modification

Do not change values of the User Break Controller because it is used by the emulator.

For each Watchdog Timer register, there are two registers to be separately used for write

and read operations.

1 2 ... 11 12 13 14 15 16 17 18 19 20 21 ... 24 25

Sem comentários

Renesas SuperH SH7600 Series Informações Técnicas Página 16