Renesas User System Interface Cable HS2655ECH61H Informações Técnicas descarregar pdf (Página 21)

lt:

t:t:

Figure 2.1 Default User System Interface Circuit

e e

e P

s s

s (

((

, ,

, M

D1 a

1 a1 a

1 and

nd nd

nd M

) )

) a

and

nd nd

nd N

: :

The Mode Pins and the NMI signal are input to

the MCU through the emulator control circuit. The rising/falling time of the signal must be 8 ns/V

or less. The mode pins are only monitored. The CPU mode depends on the HDI Configuration

settings.

Figure 2.2 User System Interface Circuit for MD2, MD1, MD0 and NMI

SET

ETET

ET:

Figure 2.3 User System Interface Circuit for RESET

1 2 ... 16 17 18 19 20 21 22 23 24 25 26 ... 33 34

Sem comentários

Renesas User System Interface Cable HS2655ECH61H Informações Técnicas Página 21