
22
R01DS0148EJ0102
Data Sheet
Chapter 3 Power supply specification
3.5.4 Condition 3
RESET is used.
Normal operating mode / Serial programming mode
Parameter Symbol Condition
Ratings
Unit
Min Typ Max
VDD
a
(rise) to FLMD0 (VIL) hold time tR0MDH 1 ms
VDD
a
(rise) to _RESET (VIL) hold time tR0RR
b
2ms
_RESET (VIH) to FLMD0 (VIH) hold
time
tRMDH 1 ms
FLMD0(VIH) to _RESET (VIL) setup
time
tMDRRH 1 ms
CPU start-up time ( _RESET (VIH) to
internal reset delay time)
tSU 2.5 ms
_RESET (VIH) to FLMD0 pulse input
start time
tRP
tSU(max)+
0.73
ms
_RESET (VIH) to FLMD0 pulse input end
time
tRPE
tSU(max)+
10
ms
FLMD0 low/high level width tPW 0.8
a)
VDD:REGnVDD, I0VDD, OSCVDD, EnVDD,A0VREFP
b)
When the specification of tR0RR cannot be secured, _RESET flag of RESF register may not set up, and
operation is guaranteed.
VDD
a
FLMD0
VPOC
VIL
Internal
Reset
VIH
tR0MDH
VIH
tMDRRH
tRMDH
tSU
tPW
tRP
_RESET
VIL
VIL
VIH
VIH
VIH
tR0RR
VIH
tRPE
tPW
Comentários a estes Manuais