Renesas SH7050 Series Informações Técnicas descarregar pdf (Página 13)

iii

Figures

Figure 2.1 Default User System Interface Circuit......................................................................

Figure 2.2 User System Interface Circuit for Mode Pins...........................................................

Figure 2.3 User System Interface Circuit for RES, NMI, and HSTBY.....................................

Figure 2.4 User System Interface Circuit for PH0/AN0-PH15/AN15.......................................

Figure 2.5 User System Interface Circuit for IRQ0

–

IRQ7 and WDTOVF ...............................

Figure 2.6 User System Interface Circuit for AVcc, AVss, and Avref......................................

Figure 2.7 User System Interface Circuit for XTAL and EXTAL ............................................

Tables

Table 1.1 Environment Conditions...........................................................................................

Table 1.2 User System Interface Cables for SH7050 ...............................................................

Table 1.3 SIMM Memory Modules for SH7010, SH7040, and SH7050 .................................

Table 1.4 Operating Voltage and Frequency Specifications.....................................................

Table 1.5 Clock Selections for E6000 SH7050 Emulator ........................................................

Table 4.1 Address Area Parameters..........................................................................................

Table 4.2 Bus Status Parameters...............................................................................................

1 2 ... 8 9 10 11 12 13 14 15 16 17 18 ... 26 27

Sem comentários

Renesas SH7050 Series Informações Técnicas Página 13