Renesas PROM Programming Adapters PCA7438F-64A Especificações Página 10

  • Descarregar
  • Adicionar aos meus manuais
  • Imprimir
  • Página
    / 59
  • Índice
  • MARCADORES
  • Avaliado. / 5. Com base em avaliações de clientes
Vista de página 9
Rev.2.40 Jun 14, 2004 page 10 of 56
38C1 Group
[CPU Mode Register (CPUM)] 003B16
The CPU mode register contains the stack page selection bit and
the internal system clock selection bit.
The CPU mode register is allocated at address 003B16.
After system is released from reset, the on-chip oscillator mode is
selected, and the XIN–XOUT oscillation and the XCIN–XCOUT oscil-
lation are stopped.
Fig. 7 Structure of CPU mode register
N
ot ava
il
a
bl
e
P
rocessor mo
d
e
bi
ts
b1 b0
0 0 : Single-chip mode
0 1 :
1 0 :
1 1 :
Stack page selection bit
0 : 0 page
1 : 1 page
Main clock selection bit
0 : X
IN
input signal (X
IN
–X
OUT
oscillating)
1 : On-chip oscillator
(internal system clock: only frequency divided by 8 is valid.)
Port Xc switch bit
0 : I/O port function (Oscillation stop)
1 : X
CIN
–X
COUT
oscillating function
X
IN
–X
OUT
oscillation stop bit
0 : Oscillating
1 : Stopped
Main clock division ratio selection bit
(this bit is invalid when on-chip oscillator is selected.)
0 : f(X
IN
)/2 (high-speed mode)
1 : f(X
IN
)/8 (middle-speed mode)
Internal system clock selection bit
0 : Main clock selected (middle-/high-speed, on-chip oscillator mode)
1 : X
CIN
–X
COUT
selected (low-speed mode)
CPU
mo
d
e reg
i
ster
(CPUM
: a
dd
ress 003
B
16
,
i
n
i
t
i
a
l
va
l
ue: 68
16
)
b
7
b
0
Fig. 8 Switching method of CPU mode register
N
Y
A
f
t
e
r
r
e
l
e
a
s
i
n
g
r
e
s
e
t
S
t
a
r
t
t
h
e
o
s
c
i
l
l
a
t
i
o
n
(
b
i
t
s
4
a
n
d
5
o
f
C
P
U
M
)
S
w
i
t
c
h
t
h
e
m
a
i
n
c
l
o
c
k
d
i
v
i
s
i
o
n
r
a
t
i
o
s
e
l
e
c
t
i
o
n
b
i
t
s
(
b
i
t
6
o
f
C
P
U
M
)
M
a
i
n
r
o
u
t
i
n
e
Start with a on-chip oscillator.
Initial value of CPUM is 68
16
.
As for the details of condition for
transition among each mode,
refer to the state transition of system clock.
O
s
c
i
l
l
a
t
o
r
s
t
a
r
t
s
o
s
c
i
l
l
a
t
i
o
n
.
D
o
n
o
t
c
h
a
n
g
e
b
i
t
3
,
b
i
t
6
a
n
d
b
i
t
7
o
f
C
P
U
M
u
n
t
i
l
o
s
c
i
l
l
a
t
i
o
n
s
t
a
b
i
l
i
z
e
s
.
W
a
i
t
b
y
o
n
-
c
h
i
p
o
s
c
i
l
l
a
t
o
r
o
p
e
r
a
t
i
o
n
u
n
t
i
l
e
s
t
a
b
l
i
s
h
m
e
n
t
o
f
o
s
c
i
l
l
a
t
o
r
c
l
o
c
k
L
o
w
-
,
m
i
d
d
l
e
-
,
o
r
h
i
g
h
-
s
p
e
e
d
m
o
d
e
?
S
e
l
e
c
t
i
n
t
e
r
n
a
l
s
y
s
t
e
m
c
l
o
c
k
(
b
i
t
3
o
r
b
i
t
7
o
f
C
P
U
M
)
S
y
s
t
e
m
c
a
n
o
p
e
r
a
t
e
i
n
o
n
-
c
h
i
p
o
s
c
i
l
l
a
t
o
r
m
o
d
e
u
n
t
i
l
o
s
c
i
l
l
a
t
i
o
n
s
t
a
b
i
l
i
z
e
.
S
e
l
e
c
t
i
n
t
e
r
n
a
l
s
y
s
t
e
m
c
l
o
c
k
.
D
o
n
o
t
c
h
a
n
g
e
b
i
t
3
a
n
d
b
i
t
7
,
o
r
b
i
t
6
a
n
d
b
i
t
7
o
f
C
P
U
M
a
t
t
h
e
s
a
m
e
t
i
m
e
.
S
e
l
e
c
t
m
a
i
n
c
l
o
c
k
d
i
v
i
s
i
o
n
r
a
t
i
o
.
S
w
i
t
c
h
t
o
h
i
g
h
-
s
p
e
e
d
m
o
d
e
h
e
r
e
,
i
f
n
e
c
e
s
s
a
r
y
.
When the low-, middle- or high-speed mode is used after the XIN
XOUT oscillation and the XCIN–XCOUT oscillation are enabled, wait
in the on-chip oscillator mode until oscillation stabilizes, and then,
switch the operation mode.
When the middle- and high-speed mode are not used (XIN-XOUT
oscillation and external clock input are not performed), connect
XIN to VCC through a resistor.
Vista de página 9
1 2 ... 5 6 7 8 9 10 11 12 13 14 15 ... 58 59

Comentários a estes Manuais

Sem comentários