
7534 Group
Rev.3.00 Oct 23, 2006 page 20 of 53
REJ03B0099-0300
Fig. 21 Block diagram of timer X, timer 1 and timer 2
Timer mode
pulse output mode
Q
R
To timer X
interrupt
request bit
f(XIN)/16
Timer X latch (8)
Timer X (8)
Prescaler X latch (8)
Prescaler X (8)
Pulse width
measurement
mode
f(XIN)/2
Timer X count
source selection bit
Event
counter
mode
Timer X count stop bit
Port P14 direction
register
Q
“0”
“1”
CNTR
0
active
edge switch bit
Port P14 latch
Pulse output mode
“1”
“0”
CNTR
0
active
edge switch bit
P14/CNTR0
Toggle
flip-flop
Timer X latch write
Pulse output mode
T
To CNTR0
interrupt
request bit
Data bus
To timer 1
interrupt
request bit
To timer 2
interrupt
request bit
Data bus
Prescaler 12 (8)
f(XIN)/16
Timer 1 (8) Timer 2 (8)
Timer 2 latch (8)Timer 1 latch (8)Prescaler 12 latch (8)
Comentários a estes Manuais