Renesas MN4 Especificações descarregar pdf (Página 13)

V850E2/MN4 UARTJ Control

R01AN0926EJ0100 Rev.1.00 Page 13 of 30

Feb 07, 2012

4.2.2 UARTJn Control Register 2 (URTJnCTL2)

The UARTJnCTL2 register defines the baud rates of the serial data transfers in which the UARTJn macros are used.

The transmit/receive clocks are generated from PCLK. The frequency of the clock signal from PCLK is divided by a

prescaler and the clock of the specified baudrate is generated by the baudrate generator.

In this sample program, the baudrate is set to 19,200 bps.

Figure 4.6 URTJnCTL2 Register Format

1 2 ... 8 9 10 11 12 13 14 15 16 17 18 ... 32 33

Sem comentários

Renesas MN4 Especificações Página 13