Renesas PCA4738L-64A Informações Técnicas Página 68

  • Descarregar
  • Adicionar aos meus manuais
  • Imprimir
  • Página
    / 73
  • Índice
  • MARCADORES
  • Avaliado. / 5. Com base em avaliações de clientes
Vista de página 67
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
3825 Group
65
Table 42. Switching characteristics 1 (M version)
(V
CC = 4.0 to 5.5 V, VSS = 0 V, Ta = 20 to 85°C, unless otherwise noted.)
Notes 1 : When the P4
5/TXD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is 0.
2 : X
OUT and XCOUT pins are excluded.
Serial I/O clock output H pulse width
Serial I/O clock output L pulse width
Serial I/O output delay time (Note 1)
Serial I/O output valid time (Note 1)
Serial I/O clock output rising time
Serial I/O clock output falling time
CMOS output rising time (Note 2)
CMOS output falling time (Note 2)
140
30
30
30
30
Symbol Parameter
Limits
Min.
ns
ns
ns
ns
ns
ns
ns
ns
Unit
t
c(S
CLK
)
/230
t
c(S
CLK
)
/230
30
10
10
Typ.
Max.
t
wH(SCLK)
twL(SCLK)
t
d(S
CLK
T
X
D)
t
v(S
CLK
T
X
D)
tr(SCLK)
tf(SCLK)
tr(CMOS)
tf(CMOS)
Table 43. Switching characteristics 2 (M version)
(VCC = 2.2 to 4.0 V, VSS = 0 V, Ta = 20 to 85°C, unless otherwise noted.)
Notes 1 : When the P4
5/TXD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is 0.
2 : XOUT and XCOUT pins are excluded.
Serial I/O clock output H pulse width
Serial I/O clock output L pulse width
Serial I/O output delay time (Note 1)
Serial I/O output valid time (Note 1)
Serial I/O clock output rising time
Serial I/O clock output falling time
CMOS output rising time (Note 2)
CMOS output falling time (Note 2)
350
50
50
50
50
Symbol Parameter
Limits
Min.
ns
ns
ns
ns
ns
ns
ns
ns
Unit
t
c(S
CLK
)
/250
t
c(S
CLK
)
/250
30
20
20
Max.
twH(SCLK)
twL(SCLK)
t
d(S
CLK
T
X
D)
t
v(S
CLK
T
X
D)
tr(SCLK)
tf(SCLK)
tr(CMOS)
tf(CMOS)
Typ.
Fig. 46 Circuit for measuring output switching characteristics
M
e
a
s
u
r
e
m
e
n
t
o
u
t
p
u
t
p
i
n
1
0
0
p
F
C
M
O
S
o
u
t
p
u
t
N
ote:
Wh
en
bi
t 4 o
f
t
h
e
UART
contro
l
reg
i
ster
(
a
dd
ress
001B
16
) is 1 (N-channel open-drain output mode).
N
-
c
h
a
n
n
e
l
o
p
e
n
-
d
r
a
i
n
o
u
t
p
u
t
(
N
o
t
e
)
1
k
1
0
0
p
F
M
easurement output p
i
n
Vista de página 67
1 2 ... 63 64 65 66 67 68 69 70 71 72 73

Comentários a estes Manuais

Sem comentários