Renesas PCA7429G02 Informações Técnicas Página 72

  • Descarregar
  • Adicionar aos meus manuais
  • Imprimir
  • Página
    / 145
  • Índice
  • MARCADORES
  • Avaliado. / 5. Com base em avaliações de clientes
Vista de página 71
69
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER
and ON-SCREEN DISPLAY CONTROLLER
M37272M6/M8–XXXSP/FP, M37272MA–XXXSP
M37272E8SP/FP, M37272EFSP
MITSUBISHI MICROCOMPUTERS
Rev. 1.3
Fig. 8.11.10 Block Diagram of Dot Size Control Circuit
8.11.2 Dot Size
The dot size can be selected by a block unit. The dot size in vertical
direction is determined by dividing H
SYNC in the vertical dot size con-
trol circuit. The dot size in horizontal is determined by dividing the
following clock in the horizontal dot size control circuit : the clock
gained by dividing the OSD clock source (data slicer clock, OSC1) in
the pre-divide circuit. The clock cycle divided in the pre-divide circuit
is defined as 1T
C.
The dot size of each block is specified by bits 2 to 4 of the block
control register i.
Refer to Figure 8.11.4 (the structure of the block control register).
The block diagram of dot size control circuit is shown in Figure 8.11.10.
Fig. 8.11.11 Definition of Dot Sizes
D
a
t
a
s
l
i
c
e
r
c
l
o
c
k
HS
Y
N
C
O
S
C
1
O
C
3
o
r
O
C
4
S
y
n
c
h
r
o
n
o
u
s
c
i
r
c
u
i
t
C
y
c
l
e
3
P
r
e
-
d
i
v
i
d
e
c
i
r
c
u
i
t
C
l
o
c
k
c
y
c
l
e
=
1
T
C
H
o
r
i
z
o
n
t
a
l
d
o
t
s
i
z
e
c
o
n
t
r
o
l
c
i
r
c
u
i
t
V
e
r
t
i
c
a
l
d
o
t
s
i
z
e
c
o
n
t
r
o
l
c
i
r
c
u
i
t
O
S
D
c
o
n
t
r
o
l
c
i
r
c
u
i
t
C
y
c
l
e
2
0
1
B
C
i
4
N
o
t
e
:
T
o
u
s
e
d
a
t
a
s
l
i
c
e
r
c
l
o
c
k
,
s
e
t
b
i
t
0
o
f
d
a
t
a
s
l
i
c
e
r
c
o
n
t
r
o
l
r
e
g
i
s
t
e
r
1
t
o
1
.
1
d
o
t
S
c
a
n
n
i
n
g
l
i
n
e
o
f
F
1
(
F
2
)
S
c
a
n
n
i
n
g
l
i
n
e
o
f
F
2
(
F
1
)
1
/
2
H
1
H
2
H
3
H
3
T
C
2
T
C
1
T
C
1
T
C
Vista de página 71
1 2 ... 67 68 69 70 71 72 73 74 75 76 77 ... 144 145

Comentários a estes Manuais

Sem comentários