Renesas PCA4738S-42A Especificações Página 29

  • Descarregar
  • Adicionar aos meus manuais
  • Imprimir
  • Página
    / 55
  • Índice
  • MARCADORES
  • Avaliado. / 5. Com base em avaliações de clientes
Vista de página 28
28
3851 Group
(Built-in 16 KB ROM)
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
START/STOP
condition
control register
Oscillation
frequency
f(XIN) (MHz)
Fig. 31 Address data communication format
Fig. 30 Structure of I
2
C START/STOP condition control register
Note: Do not set an odd number to the START/STOP condition set bit (SSC4 to SSC0).
Table 9 Recommended set value to START/STOP condition set bits (SSC4SSC0) for each oscillation frequency
Main clock
divide ratio
System
clock φ
(MHz)
SCL release time
(µs)
Setup time
(µs)
Hold time
(µs)
8
8
4
2
2
8
2
2
XXX11010
XXX11000
XXX00100
XXX01100
XXX01010
XXX00100
3.375 µs (13.5 cycles)
3.125 µs (12.5 cycles)
2.5 µs (2.5 cycles)
3.25 µs (6.5 cycles)
2.75 µs (5.5 cycles)
2.5 µs (2.5 cycles)
6.75 µs (27 cycles)
6.25 µs (25 cycles)
5.0 µs (5 cycles)
6.5 µs (13 cycles)
5.5 µs (11 cycles)
5.0 µs (5 cycles)
3.375 µs (13.5 cycles)
3.125 µs (12.5 cycles)
2.5 µs (2.5 cycles)
3.25 µs (6.5 cycles)
2.75 µs (5.5 cycles)
2.5 µs (2.5 cycles)
4
1
2
1
b7 b0
I
2
C START/STOP condition
control register
START/STOP condition set bit
S
CL
/S
DA
interrupt pin polarity
selection bit
0 : Falling edge active
1 : Rising edge active
S
CL
/S
DA
interrupt pin selection bit
0 : S
DA
valid
1 : S
CL
valid
Reserved
Do not write “1” to this bit.
SIS SIP
SSC4 SSC3 SSC2 SSC1 SSC0
(S2D : address 0030
16
)
S
S
l
a
v
e
a
d
d
r
e
s
sR
/
W
A
D
a
t
a
A
/
A
P
A
D
a
t
a
7
b
i
t
s
0
1
t
o
8
b
i
t
s 1 to 8 bits
(
1
)
A
m
a
s
t
e
r
-
t
r
a
n
s
m
i
t
t
e
r
t
r
a
n
s
n
m
i
t
s
d
a
t
a
t
o
a
s
l
a
v
e
-
r
e
c
e
i
v
e
r
S
S
l
a
v
e
a
d
d
r
e
s
sR
/
W
A
D
a
t
a
A
P
A
D
a
t
a
7
b
i
t
s
1
1
t
o
8
b
i
t
s 1 to 8 bits
(
2
)
A
m
a
s
t
e
r
-
r
e
c
e
i
v
e
r
r
e
c
e
i
v
e
s
d
a
t
a
f
r
o
m
a
s
l
a
v
e
-
t
r
a
n
s
m
i
t
t
e
r
7
b
i
t
s
0
8
b
i
t
s
(
3
)
A
m
a
s
t
e
r
-
t
r
a
n
s
m
i
t
t
e
r
t
r
a
n
s
m
i
t
s
d
a
t
a
t
o
a
s
l
a
v
e
-
r
e
c
e
i
v
e
r
w
i
t
h
a
1
0
-
b
i
t
a
d
d
r
e
s
s
1 to 8 bits 1
t
o
8
b
i
t
s
S
R
/
W
A
S
l
a
v
e
a
d
d
r
e
s
s
1
s
t
7
b
i
t
s
S
l
a
v
e
a
d
d
r
e
s
s
2
n
d
b
y
t
e
s
A
AData
Data
P
A
/
A
7
b
i
t
s
0
8
b
i
t
s
(
4
)
A
m
a
s
t
e
r
-
r
e
c
e
i
v
e
r
r
e
c
e
i
v
e
s
d
a
t
a
f
r
o
m
a
s
l
a
v
e
-
t
r
a
n
s
m
i
t
t
e
r
w
i
t
h
a
1
0
-
b
i
t
a
d
d
r
e
s
s
S
:
S
T
A
R
T
c
o
n
d
i
t
i
o
n
A
:
A
C
K
b
i
t
S
r
:
R
e
s
t
a
r
t
c
o
n
d
i
t
i
o
n
P
:
S
T
O
P
c
o
n
d
i
t
i
o
n
R
/
W
:
R
e
a
d
/
W
r
i
t
e
b
i
t
7
b
i
t
s
1 1 to 8 bits 1 to 8 bits
S
R
/
W
A
S
l
a
v
e
a
d
d
r
e
s
s
1
s
t
7
b
i
t
s
S
l
a
v
e
a
d
d
r
e
s
s
2
n
d
b
y
t
e
s
A
S
r
Slave address
1st 7 bits
R
/
W A
D
a
t
a
D
a
t
a P
A
:
M
a
s
t
e
r
t
o
s
l
a
v
e
:
S
l
a
v
e
t
o
m
a
s
t
e
r
A
Vista de página 28
1 2 ... 24 25 26 27 28 29 30 31 32 33 34 ... 54 55

Comentários a estes Manuais

Sem comentários