Renesas SuperH SH7343 Informações Técnicas descarregar pdf (Página 173)

Target interface (SH7785) Jun. 1, 2010 (Second Edition)

Mictor connector

Signals

CPU Pin No. CPU Pin No.Pin

No.

Signal

Input/

Output

BGA-436

No.

Signal

Input/

Output

BGA-436

1 N.C. 2 N.C.

3 GND (MPMD)

(Input) (C18) 4 N.C.

5 GND 6 AUDCK Output A13

7 N.C. 8 ASEBRK/BRKACK Input/Output C14

9 PRESET Output N1 10 N.C.

11 TDO Output E13 12 VCC_AUD

Output

13 N.C. 14 VCC

Output

15 TCK Input A14 16 N.C.

17 TMS Input E15 18 N.C.

19 TDI Input B14 20 N.C.

21 TRST Input C15 22 N.C.

23 N.C. 24 AUDATA3 Output C13

25 N.C. 26 AUDATA2 Output B12

27 N.C. 28 AUDATA1 Output D12

29 N.C. 30 AUDATA0 Output C12

31 N.C. 32 AUDSYNC Output A12

33 N.C. 34 N.C.

35 N.C. 36 N.C.

37 N.C. 38 N.C.

・ For the pin where stated as N.C. in the table, leave the signal unconnected.

*1: Input/output is based on the target system.

*2: To debug, MPMD pin needs to be brought to Low state.

Shown in the target connection reference diagram is the circuit that brings MPMD pin to Low state when you connect MPMD signal to the connector for debugger.

If you do not connect MPMD signal to Pin No. 3 of the connector for debugger, the circuit that sets MPMD pin by switch circuit will do. However, in such case, do not

connect MPMD pin to Pin No. 3 of the connector for debugger, but connect Pin No. 3 of connector for the debugger to GND.

*3: For VCC_AUD, the power same as the voltage level at which AUD signal of CPU works is to be connected. Connect the AUD signal to

VDD-DDR(1.8V) of CPU.

*4: For VCC, the power same as the voltage level at which HUDI signal of CPU works is to be connected. Connect the HUDI signal to I/O(3.3V) of

CPU.

Target connection reference diagram

Mictor connector specifications

Recommended connector

Manufacturer AMP

Model Mictor connector

2-767004-2 / 767054-1 / 767061

(Top view on the target board)

(For detailed dimensions of the connector,

refer to the documentatio by manufacturer of the connector.)

*Please look at the pin configuration diagram above and make

sure that the connector is in the right direction before connecting.

Please check the pin number in the signal table above and make sure

the signal and the pin numbers match.

*1: For VCC_AUD, connect VDD-DDR(1.8V) power.

*2: For VCC, connect VDDQ(3.3V). Debugging can be performed even if the signal is N.C., however, by connecting I/O power, leak during the

target system power OFF can be prevented.

*3:

PRESET, which is connected to Pin No. 9 of the connector for debugger, is the signal that debugger uses for monitoring the state of PRESET

pin of CPU.

1 2 ... 168 169 170 171 172 173 174 175 176 177 178 ... 203 204

Comentários a estes Manuais

Sem comentários

Renesas SuperH SH7343 Informações Técnicas Página 173

Comentários a estes Manuais

Manuais e produtos relacionados com Redes Renesas SuperH SH7343