Renesas SuperH SH7343 Informações Técnicas Página 50

  • Descarregar
  • Adicionar aos meus manuais
  • Imprimir
  • Página
    / 204
  • Índice
  • MARCADORES
  • Avaliado. / 5. Com base em avaliações de clientes
Vista de página 49
Target interface (SH7243F/SH7285F/ SH7286F) Aug. 2, 2010 (Fourth Edition)
MDR connector
Signals
CPU Pin No. CPU Pin No.
SH7243F SH7285F SH7286F SH7243F SH7285F SH7286F
Pin
No.
Signal
Input/
Output
*1
LQFP-100
(FP-100UV)
LQFP-144
(FP-144LV)
LQFP-176
(FP-176AV,
FP-176EV)
Pin
No.
Signal
Input/
Outpu
t
*1
LQFP-100
(FP-100UV)
LQFP-144
(FP-144LV)
LQFP-176
(FP-176AV,
FP-176EV)
1 AUDCK Output 41 64 65 2 GND
3 AUDATA0 Output 35 57 57 4 GND
5 AUDATA1 Output 36 58 58 6 GND
7 AUDATA2 Output 37 59 59 8 GND
9 AUDATA3 Output 38 60 60 10 GND
11 AUDSYNC Output 34 63 63 12 GND
13 N.C. 14 GND
15 N.C. 16 GND
17 TCK Input 8 133 91 18 GND
19 TMS Input 9 134 92 20 GND
21 TRST Input 10 135 93 22
GND
(
ASEMD0)
*2
(Input) (78) (115) (135)
23 TDI Input 6 131 89 24 GND
25 TDO Output 7 132 90 26 GND
27
ASEBRKAK
/
ASEBRK
Input/
Output
77 114 134 28 GND
29 VCC
*3
Output 30 GND
31 RES Output 76 113 133 32 GND
33 GND 34 GND
35 N.C. 36 GND
For the pin where stated as N.C. in the table, leave the signal unconnected.
*1: Input/output is based on the target system.
*2: To debug,
ASEMD0 pin needs to be brought to Low state.
Shown in the target connection reference diagram is the circuit that brings ASEMD0 pin to Low state when you connect ASEMD0 signal to the connector for
debugger.
If you do not connect ASEMD0 signal to Pin No. 4 of the connector for debugger, the circuit that sets ASEMD0 pin by switch circuit will do. However, in such case,
do not connect ASEMD0 pin to Pin No. 4 of the connector for debugger, but connect Pin No. 4 of connector for the debugger to GND.
*3: For VCC, connect I/O power of CPU.
Target connection reference diagram
SH7243F/SH7285F
SH7286F
*1: RES, which is connected to Pin No. 31 of the connector for debugger, is the signal that debugger uses for monitoring the state of RES pin of CPU.
*2:
ASEBRKAK/ASEBRK (Output/Input signals) are multiplexed with FWE (Input signal) in a pin. To allow the operation of the user target alone
when you use the ICE, in making signal arrangement, do not connect the pin to VCC nor GND directly, but connect it to a pull-up resistor with
ohmic value of 4.7K or a pull-down resistor with ohmic value of 100k.
Vista de página 49
1 2 ... 45 46 47 48 49 50 51 52 53 54 55 ... 203 204

Comentários a estes Manuais

Sem comentários